

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
15 March 2001 (15.03.2001)

PCT

(10) International Publication Number
WO 01/18861 A1

(51) International Patent Classification: H01L 21/768

(21) International Application Number: PCT/US00/24770

(22) International Filing Date:
8 September 2000 (08.09.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/391,721 8 September 1999 (08.09.1999) US

(71) Applicant: ALLIEDSIGNAL INC. [US/US]; 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).

(72) Inventors: CHUNG, Henry; 11762 Trinity Spring Ct., Cupertino, CA 95014 (US). LIN, James; No. 39, 7th Floor, Kuang Ming Road 6, Chu-Pei City, Hsin Chu (TW).

(74) Agents: CRISS, Roger, H. et al.; AlliedSignal Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).


(81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LOW DIELECTRIC-CONSTANT ETCH STOP LAYER IN DUAL DAMASCENE PROCESS



(57) Abstract: The invention provides microelectronic devices such as integrated circuit devices. Such have vias, interconnect metallization and wiring lines using dissimilar low dielectric constant intermetal dielectrics. The use of both organic and inorganic low-k dielectrics offers advantages due to the significantly different plasma etch characteristics of the two kinds of dielectrics. One dielectric serves as the etchstop in etching the other dielectric so that no additional etchstop layer is required. A microelectronic device is formed having a substrate and a layer of a first dielectric material positioned on the substrate. A layer of a second dielectric material is positioned on the first dielectric layer and an additional layer of the first dielectric material positioned on the second dielectric material. At least one via extends through the first dielectric material layer and the second dielectric material layer, and at least one trench extends through the additional layer of the first dielectric material to the via.



WO 01/18861 A1

LOW DIELECTRIC-CONSTANT ETCH STOP LAYER IN DUAL DAMASCENE PROCESS

5

BACKGROUND OF THE INVENTIONFIELD OF THE INVENTION

The invention pertains to the formation of microelectronic devices such as integrated circuit devices. More particularly, the invention relates to the formation of vias and trenches, or interconnect metallization and wiring lines using multiple low dielectric constant intermetal dielectrics.

DESCRIPTION OF THE RELATED ART

In the production of microelectronic devices, the levels of multilevel wiring structures have interconnecting regions for interconnecting one or more devices within overall integrated circuits. In forming such devices, it is conventional to form lower level wiring lines, then an interlevel dielectric layer and then to form upper level wiring lines. One or more metal filled vias are typically formed in the interlevel dielectric to connect the upper and lower level wiring lines.

20

One conventional method for forming a two level wiring structure is to first form a two level interconnect structure over a substrate. The surface of a substrate may be the surface of a silicon device structure or the surface of substrate may be an insulating layer. An oxide layer is typically deposited over the substrate by chemical vapor deposition. The first level interconnect structures are defined by a conventional photolithography process which forms openings through the oxide layer where the first level interconnects will be formed. Generally, the openings expose portions of conductors in the substrate to which interconnects are formed. The openings are filled with a metal interconnect to form the interconnect and form a metal plug. Then a layer of metal such as aluminum is deposited over the

30

surface of the oxide layer and over the metal plug to a thickness appropriate for second level wiring lines. The metal layer is then patterned into the second level wiring lines. The second level wiring lines are defined in a conventional photolithography process by providing a layer of photoresist over the metal layer, exposing the photoresist through a mask and removing portions of the exposed photoresist layer to form a photoresist etch mask. The portions of the metal layer exposed by openings in the photoresist mask are then removed by etching and the photoresist mask is removed by ashing. After the two level interconnect structure is formed, it is necessary to provide an intermetal dielectric (IMD) layer between the second level wiring lines and covering the second level wiring lines to accommodate further processing of the integrated circuit device. In the past, the intermetal dielectric layer might consist of one or more layers of oxide deposited by plasma enhanced chemical vapor deposition or other processes.

Prior art integrated circuits produced by single or dual damascene processes with Cu interconnects and low dielectric-constant (k) intermetal dielectrics have used only one kind of low-k dielectric, either inorganic, organic or a hybrid of these two kinds. This conventional approach of using the same kind of low-k dielectric for both metal-level and via-level IMD's has limited process integration and implementation options. As a result, additional processing steps and added cost are required. This conventional approach of using the same kind of low-k dielectric for both metal-level and via-level IMD's also requires an etchstop, usually silicon nitride, between the metal-level and via-level inter-metal dielectrics, IMD's. The use of silicon nitride, which has a high dielectric constant of 7, seriously degrades the speed performance of integrated circuits. It is desirable whenever possible to reduce the number of processing steps required to form a device because reducing the number of processing steps shortens the time required to produce the device and because eliminating processing steps improves yields and so reduces costs.

30

The present invention uses two dissimilar low-k dielectrics for the intermetal dielectrics of Cu-based dual damascene backends of integrated circuits. The use of both organic and inorganic low-k dielectrics offers several advantages due to the significantly different plasma etch characteristics of these two kinds of dielectrics. One dielectric serves as an etchstop in etching the other dielectric. No additional oxide or nitride etchstop layer is required. High performance is achieved due to the lower parasitic capacitance resulting from the use of low-k dielectrics.

This invention takes the advantage that inorganic and organic dielectric are significantly in their plasma etch characteristics. Either can be made the etchstop in plasma etching the other one. It is apparent that in the conventional approach having the same kind of dielectric for both via-level and metal-level IMD's, that additional thin films need be deposited to establish the existence of etchstop in the conventional architecture. In oxygen-based plasmas, organic dielectrics etch tremendously faster than inorganic dielectrics. Inversely, in carbon fluoride based plasmas, inorganic dielectrics etch significantly faster than organic dielectrics.

SUMMARY OF THE INVENTION

The invention provides a microelectronic device which comprises

- (a) a substrate;
- (b) a layer of a first dielectric material positioned on the substrate;
- (c) a layer of a second dielectric material positioned on the first dielectric layer;

wherein the first dielectric material and the second dielectric material have substantially different etch resistance properties;

- (d) an additional layer of the first dielectric material positioned on the second dielectric material;
- (e) at least one via extending through the first dielectric material layer and the second dielectric material layer, and at least one trench through the additional layer of the first dielectric material extending to at least one via;

(f) a lining of a barrier metal on inside walls and a floor of the trench and on inside walls and a floor of the via;

(g) a fill metal filling the trench and via in contact with the lining of the barrier metal.

5

The invention also provides a process for producing a microelectronic device which comprises:

(a) forming a first dielectric layer on a substrate;

(b) forming a second dielectric layer on the first dielectric layer;

10 (c) forming an additional first dielectric layer on the second dielectric layer;

(d) depositing a layer of a photoresist on the additional first dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;

15 (e) sequentially removing the portions of the additional first dielectric layer, the second dielectric layer and the first dielectric layer under the removed portion of the photoresist thus forming at least one via through the first dielectric layer; and then removing the balance of the photoresist layer;

(f) depositing an additional layer of a photoresist on the additional first dielectric layer and imagewise removing a portion of the additional photoresist

20 corresponding to at least one trench for the additional first dielectric layer;

(g) removing the portion of the additional first dielectric layer under the removed portion of the additional photoresist layer thus forming at least one trench through the additional first dielectric layer;

25 (h) optionally removing the portion of the second dielectric layer under the removed portion of the additional photoresist layer;

(i) removing the balance of the additional photoresist layer;

(j) lining a barrier metal on inside walls and a floor of the trench and on inside walls and a floor of the via;

30 (k) filling the trench and via with a fill metal in contact with the lining of the barrier metal.

The invention further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- 5 (b) depositing a layer of a photoresist on the first dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
- (c) removing the portion of the first dielectric layer under the removed portion of the photoresist thus forming at least one via through the first dielectric layer; and
- 10 (d) then removing the balance of the photoresist layer;
- (e) forming a second dielectric layer on the first dielectric layer and in the at least one via;
- (f) forming an additional first dielectric layer on second dielectric layer;
- (f) depositing an additional layer of a photoresist on the additional first dielectric
- 15 layer
- and imagewise removing a portion of the additional photoresist corresponding to at least one trench for the additional first dielectric layer and the second dielectric layer;
- (g) sequentially removing the portions of the additional first dielectric layer and
- 20 the second dielectric layer under the removed portion of the additional photoresist layer thus forming at least one trench through the additional first dielectric layer and the second dielectric;
- (h) removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on inside walls and a floor of the trench and on inside
- 25 walls and a floor of the via;
- (j) filling the trench and via with a fill metal in contact with the lining of the barrier metal.

The invention still further provides a process for producing a microelectronic device which comprises:

30

- (a) forming a first dielectric layer on a substrate;
- (b) forming a second dielectric layer on the first dielectric layer;
- (c) forming an additional first dielectric layer on the second dielectric layer;
- (d) depositing a layer of a photoresist on the additional first dielectric layer and
5 imagewise removing a portion of the photoresist corresponding to at least one trench for the additional first dielectric layer and the second dielectric layer;
- (e) sequentially removing the portions of the additional first dielectric layer and the second dielectric layer under the removed portion of the photoresist thus forming at least one trench through the additional first dielectric layer and the
10 second dielectric layer; and then removing the balance of the photoresist layer;
- (f) depositing an additional layer of a photoresist on the first dielectric layer and the additional first dielectric layer and imagewise removing a portion of the additional photoresist corresponding to at least one via for the first dielectric layer;
- (g) removing the portion of the first dielectric layer under the removed portion of
15 the additional photoresist layer thus forming at least one via through the first dielectric layer; optionally removing a portion of the additional first dielectric layer and the second dielectric layer under removed portions of the additional photoresist layer;
- (h) removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on inside walls and a floor of the trench and on inside
20 walls and a floor of the via;
- (j) filling the trench and via with a fill metal in contact with the lining of the barrier metal.

25 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a microelectronic device architecture according to the invention.

Figure 2A shows a first microelectronic device formation process resulting after inorganic low-k dielectric deposition; organic low-k dielectric deposition;

additional inorganic low-k dielectric deposition; resist spin and bake; and via mask exposure and resist development.

Figure 2B shows the process result after upper level inorganic low-k dielectric
5 etch, organic low-k dielectric etch and lower level inorganic low-k dielectric etch.

Figure 2C shows the process result after resist removal, resist spin and bake, mask exposure and resist development.

10 Figure 2D shows the result after inorganic low-k dielectric etch.

Figure 3A shows a second microelectronic device formation process resulting after inorganic low-k dielectric deposition; resist spin and bake; via mask exposure and resist development and inorganic low-k dielectric etch.

15

Figure 3B shows the result after resist removal, organic low-k dielectric deposition, inorganic low-k dielectric deposition, resist spin and bake, metal trench mask exposure and resist development.

20 Figure 3C shows result after inorganic low-k dielectric etch.

Figure 3D shows result after organic low-k dielectric etch and resist removal.

Figure 4A shows a third microelectronic device formation process resulting after
25 inorganic low-k dielectric deposition; organic low-k dielectric deposition; additional inorganic low-k dielectric deposition; resist spin and bake; and trench mask exposure and resist development.

Figure 4B shows the result after inorganic low-k dielectric etch.

30

Figure 4C shows the result after organic low-k dielectric etch and resist removal; resist spin and bake; and via mask exposure and resist development.

Figure 4D shows result after inorganic low-k dielectric etch; organic low-k
5 dielectric etch and inorganic low-k dielectric etch.

Figure 4E shows result after resist removal.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

10 The integrated circuit architecture produced by a first process embodiment of the invention is shown in Figure 1. This structure uses two different kinds of low-k dielectric thin films for the IMD, one dielectric is organic and the other dielectric is inorganic. Shown in Figure 1, the architecture is the part of the backend of an integrated circuit of multi-level interconnections fabricated according to this
15 invention. An inorganic low-k dielectric is used for via-level and metal-level IMD's and an organic low-k dielectric is used in between via-level and metal-level IMD's.

The process steps used for the fabrication of the shown via-level and metal-level IMD's can be repeated again for upper levels of via-level and metal-level IMD's.

20 The alternating organic and inorganic dielectric layers have a significant difference in etch rate. The invention takes advantage of a significant difference in plasma etch rate between organic and inorganic dielectrics. This is not available when the same dielectric is employed for both via-level and metal-level IMD's. In oxygen-based plasmas, organic dielectrics etch tremendously faster than inorganic
25 dielectrics. Inversely, in carbon fluoride based plasmas, inorganic dielectrics etch much faster than organic dielectrics. Architecture shown in Figure 1 has several distinct features: There is no need of an additional thin film separating two adjacent IMD's. In a conventional approach with silicon oxide for IMD, silicon nitride is commonly used as separation layer. Silicon nitride has the major
30 disadvantage of having a very high dielectric constant of 7. Separation layers are

also used as etchstop in opening borderless vias when the vias are misaligned to the underlying metal line. The presence of the separation layers can prevent the creation of deep and narrow trenches, which are a major yield and reliability concern. However, a separation layer is not required in this invention for the same
5 reason that two dissimilar dielectrics are used and they are significantly different in their plasma etch characteristics.

The Figure 1 architecture shows a microelectronic device which comprises a substrate and a layer of a first dielectric material positioned on the substrate. A
10 layer of a second dielectric material is positioned on the first dielectric layer. The first dielectric material and the second dielectric material have substantially different etch resistance properties. An additional layer of the first dielectric material positioned on the second dielectric material. At least one via extends through the first dielectric material layer and the second dielectric material layer,
15 and at least one trench extends through the additional layer of the first dielectric material extending to the via. A lining of a barrier metal is positioned on inside walls and a floor of the trench as well as on inside walls and a floor the via. Then a fill metal fills the trench and via in contact with the lining of the barrier metal.


20 A first process embodiment of the invention is exemplified by Figures 2A through 2E. These figures show the process flow after the formation of the first via level and interconnect level, however, the same processing steps can be repeated again for upper levels of vias and interconnects. Figure 2A shows the interim structure after step 1 which is a deposition of a first inorganic low-k dielectric, step 2 which
25 is a deposition of a second organic low-k dielectric on the first dielectric layer, step 3 which is a deposition of an additional layer of the first dielectric material positioned on the second dielectric material. Then in step 4 one deposits and bakes a layer of a photoresist on the additional first dielectric layer and imagewise removes a portion of the photoresist corresponding to at least one via for the first
30 dielectric layer.

The substrate may have a pattern of metal lines on its surface. Typical substrates include those suitable to be processed into an integrated circuit or other microelectronic device. Suitable substrates for the present invention non-
5 exclusively include semiconductor materials such as gallium arsenide (GaAs), germanium, silicon, silicon germanium, lithium niobate and compositions containing silicon such as crystalline silicon, polysilicon, amorphous silicon, epitaxial silicon, and silicon dioxide (SiO_2) and mixtures thereof. The lines are typically formed by well known lithographic techniques. Suitable materials for
10 the lines include aluminum, aluminum alloys, copper, copper alloys, titanium, tantalum, and tungsten. These lines form the conductors of an integrated circuit. Such are typically closely separated from one another at distances preferably of from about 20 micrometers or less, more preferably from about 1 micrometer or less, and most preferably of from about 0.05 to about 1 micrometer.

15

The organic and inorganic dielectric compositions may comprise any of a wide variety of dielectric forming materials which are well known in the art for use in the formation of microelectronic devices. The dielectric layers may nonexclusively include silicon containing spin-on glasses, i.e. silicon containing polymer such as
20 an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer; a poly(arylene ether), a fluorinated poly(arylene ether), other polymeric dielectric materials, nanoporous silica or mixtures thereof. The only criteria for this invention is that organic dielectrics are formed adjacent to inorganic dielectrics. Useful organic dielectrics are those which follow which are carbon containing and
25 inorganics are those which follow which are not carbon containing.

One useful polymeric dielectric material useful for the invention include an nanoporous silica alkoxysilane polymer formed from an alkoxysilane monomer which has the formula:




5

wherein at least 2 of the R groups are independently C₁ to C₄ alkoxy groups and the balance, if any, are independently selected from the group consisting of hydrogen, alkyl, phenyl, halogen, substituted phenyl. Preferably each R is methoxy, ethoxy or propoxy. Such are commercially available from AlliedSignal as NanoglassTM. The most preferred alkoxysilane monomer is tetraethoxysilane (TEOS). Also useful are hydrogensiloxanes which have the formula [(HSiO_{1.5})_xO_y]_n, hydrogensilsesquioxanes which have the formula (HSiO_{1.5})_n, and hydroorganosiloxanes which have the formulae [(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n, [(HSiO_{1.5})_x(RSiO_{1.5})_y]_n and [(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n. In each of these polymer formulae, x= about 6 to about 20, y=1 to about 3, z= about 6 to about 20, n=1 to about 4,000, and each R is independently H, C₁ to C₈ alkyl or C₆ to C₁₂ aryl. The weight average molecular weight may range from about 1,000 to about 220,000. In the preferred embodiment n ranges from about 100 to about 800 yielding a molecular weight of from about 5,000 to about 45,000. More preferably, n ranges from about 250 to about 650 yielding a molecular weight of from about 14,000 to about 36,000. Useful polymers within the context of this invention nonexclusively include hydrogensiloxane, hydrogensilsesquioxane, hydrogenmethylsiloxane, hydrogenethylsiloxane, hydrogenpropylsiloxane, hydrogenbutylsiloxane, hydrogentert-butylsiloxane, hydrogenphenylsiloxane, hydrogenmethylsilsesquioxane, hydrogenethylsilsesquioxane, hydrogenpropylsilsesquioxane, hydrogenbutylsilsesquioxane, hydrogentert-butylsilsesquioxane and hydrogenphenylsilsesquioxane and mixtures thereof. Useful organic polymers include polyimides, fluorinated and nonfluorinated polymers, in particular fluorinated and nonfluorinated poly(arylethers) available

30


under the tradename FLARE™ from AlliedSignal Inc., and copolymer mixtures thereof. The hydroorganosiloxanes, poly(arylene ethers), fluorinated poly(arylene ethers) and mixtures thereof are preferred. Suitable poly(arylene ethers) or fluorinated poly(arylene ethers) are known in the art from U.S. patents 5,155,175; 5,114,780 and 5,115,082. Preferred poly(arylene ethers) and fluorinated poly(arylene ethers) are disclosed in U.S. patent application serial number 08/990,157 filed December 12, 1997 which is incorporated herein by reference. Preferred siloxane materials suitable for use in this invention are commercially available from AlliedSignal Inc. under the tradename Accuglass® T-11, T-12 and T-14. Also useful are methylated siloxane polymers available from AlliedSignal Inc. under the tradenames Purespin™ and Accuspin® T18, T23 and T24.

Preferred silicon containing dielectric resins include polymers having a formula selected from the group consisting of $[(\text{HSiO}_{1.5})_x\text{O}_y]_n, (\text{HSiO}_{1.5})_n,$
 $[(\text{HSiO}_{1.5})_x\text{O}_y(\text{RSiO}_{1.5})_z]_n, [(\text{HSiO}_{1.5})_x(\text{RSiO}_{1.5})_y]_n$ and $[(\text{HSiO}_{1.5})_x\text{O}_y(\text{RSiO}_{1.5})_z]_n$
 wherein $x =$ about 6 to about 20, $y = 1$ to about 3, $z =$ about 6 to about 20, $n = 1$ to about 4,000, and each R is independently H, C_1 to C_8 alkyl or C_6 to C_{12} aryl which are disclosed in U.S. patent application serial number 08/955,802 filed October 22, 1997 and which is incorporated herein by reference. Also preferred are certain low organic content silicon containing polymers such as those having the formula I:



wherein the sum of n and m , or the sum of x , y and z is from about 8 to about 5000, and m and y are selected such that carbon containing substituents are present in an amount of less than about 40 Mole percent. Polymers having the structure I are of low organic content where the carbon containing substituents are present in

an amount of less than about 40 mole percent. These polymers are described more fully in U.S. patent application serial number 09/044,831, filed March 20, 1998, which is incorporated herein by reference. Also preferred are certain high organic content silicon containing polymers such as those having the formula II:



wherein the sum of n and m is from about 8 to about 5000 and m is selected such that the carbon containing substituent is present in an amount of from about
10 40 Mole percent or greater; and



wherein the sum of x, y and z is from about 8 to about 5000 and y is selected such that the carbon containing substituent is present in an amount of about 40 Mole % or greater; and wherein R is selected from substituted and unsubstituted straight
15 chain and branched alkyl groups, cycloalkyl groups, substituted and unsubstituted aryl groups, and mixtures thereof. The specific mole percent of carbon containing substituents is a function of the ratio of the amounts of starting materials.

Polymers having the structure II which are of high organic content where the carbon containing substituents are present in an amount of about 40 mole percent
20 or more. These polymers are described more fully in U.S. patent application serial number 09/044,798, filed March 20, 1998, which is incorporated herein by reference.

The polymer may be present in the dielectric composition in a pure or neat state
25 (not mixed with any solvents) or it may be present in a solution where it is mixed with solvents. When solvents are present, the polymer is preferably present in an amount of from about 1 % to about 50 % by weight of the polymer, more preferably from about 3 % to about 20 %. The solvent component is preferably present in an amount of from about 50 % to about 99 % by weight of the dielectric composition,

more preferably from about 80 % to about 97 %. Suitable solvents nonexclusively include aprotic solvents such as cyclic ketones including cyclopentanone, cyclohexanone, cyclohexanone and cyclooctanone; cyclic amides such as N-alkylpyrrolidinone wherein the alkyl group has from 1 to about 4 carbon atoms, and
5 N-cyclohexyl-pyrrolidinone, and mixtures thereof.

Once formed, the dielectric composition is deposited onto a suitable substrate to thereby form a polymer layer on the substrate. Deposition may be conducted via conventional spin-coating, dip coating, roller coating, spraying, chemical vapor
10 deposition methods, or meniscus coating methods which are well-known in the art. Spin coating is most preferred. The thickness of the polymer layer on the substrate may vary depending on the deposition procedure and parameter setup, but typically the thickness may range from about 500 Å to about 50,000 Å, and preferably from about 2000 Å to about 12000 Å. The amount of dielectric
15 composition applied to the substrate may vary from about 1 ml to about 10 ml, and preferably from about 2 ml to about 8 ml. In the preferred embodiment, the liquid dielectric composition is spun onto the upper surface the substrate according to known spin techniques. Preferably, the polymer layer is applied by centrally applying the liquid dielectric composition to the substrate and then spinning the
20 substrate on a rotating wheel at speeds ranging from about 500 to about 6000 rpm, preferably from about 1500 to about 4000 rpm, for about 5 to about 60 seconds, preferably from about 10 to about 30 seconds, in order to spread the solution evenly across the substrate surface. The polymer layer preferably has a density of from about 1 g/cm³ to about 3 g/cm³.

25

The dielectric layers may optionally be heated to expel residual solvent or to increase its molecular weight. The heating may be conducted by conventional means such as heating on a hot plate in air or in an inert atmosphere, or it may occur in a furnace or oven in air, or in an inert atmosphere, or it may occur in a
30 vacuum furnace or vacuum oven. Heating is preferably conducted at a temperature

of from about 80°C to about 500°C, and more preferably from about 150°C to about 425 °C. This heating is preferably performed from about 1 minute to about 360 minutes, and more preferably from about 2 to about 60 minutes. The polymer layer may also optionally be exposed to actinic light, such as UV light, to increase its molecular weight. The amount of exposure may range from about 100 mJ/cm² to about 300 mJ/cm². The dielectric layers may optionally be cured by overall exposed to electron beam radiation. Electron beam exposure may be controlled by setting the beam acceleration. Electron beam radiation may take place in any chamber having a means for providing electron beam radiation to substrates placed therein. It is preferred that the electron beam exposing step is conducted with a wide, large beam of electron radiation from a large-area electron beam source. Preferably, an electron beam chamber is used which provides a large area electron source. Suitable electron beam chambers are commercially available from Electron Vision, a unit of AlliedSignal Inc., under the trade name "ElectronCure™". The principles of operation and performance characteristics of such device are described in U.S. Patent 5,003,178, the disclosure of which is incorporated herein by reference. The temperature of the electron beam exposure preferably ranges from about 20°C to about 450°C, more preferably from about 50°C to about 400°C and most preferably from about 200°C to about 400°C. The electron beam energy is preferably from about .5 KeV to about 30 KeV, and more preferably from about 3 to about 10 KeV. The dose of electrons is preferably from about 1 to about 50,000 μC/cm² and more preferably from about 50 to about 20,000 μC/cm². The gas ambient in the electron beam tool can be any of the following gases: nitrogen, oxygen, hydrogen, argon, a blend of hydrogen and nitrogen, ammonia, xenon or any combination of these gases. The electron beam current is preferably from about 1 to about 40 mA, and more preferably from about 5 to about 20 mA. Preferably, the electron beam exposing step is conducted with a wide, large beam of electron beam radiation from a uniform large-area electron beam source which covers an area of from about 4 inches to about 256 square inches.

Vias are formed in the dielectric layers by well known photolithographic techniques using a photoresist composition, i.e. imagewise patterning and removal of portions of the resist and sequential inorganic dielectric etch, organic dielectric etch and inorganic dielectric etch to form cavities through these layers. Such are formed in a manner well known in the art such as by coating the photoresist, imagewise exposing to actinic radiation such as through a suitable mask, developing the photoresist and etching away portions of the inorganic dielectric to form cavities. The photoresist composition may be positive working or negative working and are generally commercially available. Suitable positive working photoresists are well known in the art and may comprise an o-quinone diazide radiation sensitizer. The o-quinone diazide sensitizers include the o-quinone-4-or-5-sulfonyl-diazides disclosed in U. S. Patents Nos. 2,797,213; 3,106,465; 3,148,983; 3,130,047; 3,201,329; 3,785,825; and 3,802,885. When o-quinone diazides are used, preferred binding resins include a water insoluble, aqueous alkaline soluble or swellable binding resin, which is preferably a novolak. Suitable positive photodielectric resins may be obtained commercially, for example, under the trade name of AZ-P4620 from Clariant Corporation of Somerville, New Jersey. The photoresist is then imagewise exposed to actinic radiation such as light in the visible, ultraviolet or infrared regions of the spectrum through a mask, or scanned by an electron beam, ion or neutron beam or X-ray radiation. Actinic radiation may be in the form of incoherent light or coherent light, for example, light from a laser. The photoresist is then imagewise developed using a suitable solvent, such as an aqueous alkaline solution. Optionally the photoresist is heated to cure the image portions thereof and thereafter developed to remove the nonimage portions and define a via mask. Vias are then formed by etching techniques which are well known in the art. Next the photoresist is completely removed from the inorganic dielectric surface by plasma etching. Plasma generators which are capable of such etching are described in U.S. patents 5,174,856 and 5,200,031.

30

- Next, as shown in Figure 2B, in the sixth through eighth steps, one sequentially removes the portions of the additional first dielectric layer, the second dielectric layer and the first dielectric layer under the removed portion of the photoresist thus forming at least one via through the first dielectric layer. The balance of the photoresist layer is removed in step 9, however since the resist is organic, this may be done simultaneously with the removal of the second organic layer. The organic low-k dielectric is etched by an etch chemistry which does not remove the inorganic low-k dielectric and vice-versa.
- 10 Next, a resist application step 10 is required for metal trench patterning. Another photoresist is applied to the top of the additional inorganic dielectric layer and fills the vias in the organic dielectric layer and the inorganic dielectric layer with photoresist. Figure 2C shows the structure after application and baking of the layer of resist material. In step 11, one imagewise exposes the resist through a metal trench mask, imagewise removes a portion of the photoresist from the top of the additional inorganic dielectric layer; and removes a portion and leaves a portion of the photoresist through a thickness of the additional inorganic dielectric layer. The result is seen in Figure 2C.
- 20 Step 12 requires removing part of the inorganic dielectric layer underlying the portions of the photoresist removed from the top of the additional inorganic dielectric layer to form trenches in the additional inorganic dielectric layer. Due to chemical differences between the inorganic and organic dielectrics, the plasma etch rate of low-k organic dielectric can be made to be significantly less than the plasma etch rate of the inorganic dielectric. As a result, the etch stops once the additional inorganic dielectric on top of the organic dielectric is cleared. No etchstop is required in this approach. The result is seen in Figure 2D.
- 30 The next step 13 removes the balance of the photoresist from the top of the additional inorganic dielectric layer and from the vias and the result is shown in

Figure 2E. Thereafter one lines a barrier metal on inside walls and a floor of the trench and on inside walls and a floor the via and fills the trench and via with a fill metal in contact with the lining of the barrier metal to achieve the architecture of Figure 1. Suitable fill metals include aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium or other metals or mixtures thereof as typically employed in the formation of microelectronic devices. The metal may be applied by such techniques as vapor deposition, sputtering, evaporation and the like. Copper is most preferred. The thickness of the metal layers is preferably from about 3,000 to 15,000 Angstroms. The metal is applied by first forming a barrier metal seeding layer on the walls and floor of the vias and trenches. Then the balance of the metal is applied. As used herein, the term "a metal" includes amalgams of metals. A barrier metal serves to prevent diffusion of the conductive metal into the dielectric layers. The barrier metal may be, for example, Ti or a nitride such TaN or TiN. Copper interconnect processing is used to form a self-aligned metal barrier on the top of the copper interconnect. With a metal barrier on top, the commonly used silicon nitride barrier is not necessary. It is to be understood that these steps may be repeated to provide a series of suitable layers and conductive paths over one another on the substrate to produce the architecture of Figure 1. The architecture shown in Figure 1 has several distinct features. When separation layers are required, low-k dielectric films can be used with the approach taken in this invention which utilizes two dissimilar low-k dielectric films for IMD's. In a conventional approach, CVD oxide or silicon nitride is commonly used as separation layer. Both these prior inorganic dielectrics have the major disadvantage of having a high dielectric constant, 4 and 7, respectively, for silicon oxide and silicon nitride. Concerning the functions of the separation layers, heretofore a high dielectric constant material such as silicon nitride, is provided as an etchstop in opening metal trenches. In the architecture of Figure 1, there is no need to have such an etchstop since the organic low-k dielectric used for via-level IMD etches much slower than the inorganic low-k dielectric and thus it is an etchstop by itself.

A second process embodiment of the invention is represented by the process steps shown in Figures 3A through 3D. Again, the process flow covers from a first via level through an interconnect level, however, the same processing steps can be repeated again for upper levels of vias and interconnects. The same substrate, organic dielectric and inorganic dielectric materials may be used as in the first process embodiment described above. As shown in Figure 3A, one begins with a substrate, which may comprises a pattern of metal lines on the substrate as with the embodiment described above. In step 1 one forms a first inorganic dielectric layer on a substrate and in step 2 one deposits a layer of a photoresist on the first dielectric layer. In step 3 there is an imagewise exposing of the resist through a via mask and removing a portion of the photoresist corresponding to at least one via for the first dielectric layer. In step 4 there is a similar removing the portion of the first dielectric layer under the removed portion of the photoresist thus forming at least one via through the first dielectric layer. In step 5 one then removing the balance of the photoresist layer; As shown in Figure 3B, in step 6 a second dielectric layer is then formed on the first dielectric layer and in the at least one via. In step 7 an additional first dielectric layer is formed on second dielectric layer. In step 8 an additional layer of a photoresist is deposited on the additional first dielectric layer. Step 9 imagewise removes a portion of the additional photoresist corresponding to at least one trench for the additional first dielectric layer and the second dielectric layer. The result of steps 10 and 11 are shown in Figures 3C and 3D after sequentially removing the portions of the additional first dielectric layer and the second dielectric layer under the removed portion of the additional photoresist layer thus forming at least one trench through the additional first dielectric layer and the second dielectric. The balance of the additional photoresist layer is also removed at this time. Lining a barrier metal on inside walls and a floor of the trench and on inside walls and a floor the via and filling the trench and via with a fill metal in contact with the lining of the barrier metal as

above produces the structure of Figure 1. The process may be repeated for additional via and metal interconnect levels.

5 A third process embodiment of the invention is represented by the process steps shown in Figures 4A through 4E. The process flow shows the formation of the first via level and interconnect level, however, the same processing steps can be repeated again for upper levels of vias and interconnects.

Figure 4A shows the interim structure after step 1 which is a deposition of a first
10 inorganic low-k dielectric, step 2 which is a deposition of a second organic low-k dielectric on the first dielectric layer, step 3 which is a deposition of an additional layer of the first dielectric material positioned on the second dielectric material. Then in step 4 one deposits and bakes a layer of a photoresist on the additional first dielectric layer and in step 5 imagewise removes a portion of the photoresist
15 corresponding to at least one trench for the additional first dielectric layer and the second dielectric layer. Figure 4B shows the result after step 6 of removing the portions of the additional first dielectric layer under the removed portion of the photoresist. Step 7 etches the second dielectric layer under the removed portion of the photoresist thus forming at least one trench through the additional first
20 dielectric layer and the second dielectric layer; and then removing the balance of the photoresist layer. Step 8 deposit an additional layer of a photoresist on the first dielectric layer and the additional first dielectric layer and step 9 imagewise exposes the additional layer of photoresist through a via mask and removes a portion of the additional photoresist corresponding to at least one via for the first
25 dielectric layer. The result is seen in Figure 4C. Step 10 removes the portion of the first dielectric layer under the removed portion of the additional photoresist layer thus forming at least one via through the first dielectric layer. Steps 11 and 12 are optional and may be employed to remove additional portions of the second organic dielectric layer and first inorganic dielectric layer as desired. The result is
30 seen in Figure 4D. Figure 4E shows the result after step 13 of removing the

balance of the additional photoresist layer. After filling the vias in the via level organic dielectric layer and the thin inorganic dielectric layer, and trenches in the organic dielectric etchstop layer and metal level inorganic dielectric layer with a metal the structure of Figure 1 is obtained.

5

While the present invention has been particularly shown and described with reference to preferred embodiments, it will be readily appreciated by those of ordinary skill in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. It is intended that the

10 claims be to interpreted to cover the disclosed embodiment, those alternatives which have been discussed above and all equivalents thereto.

What is claimed is:

1. A microelectronic device which comprises
 - (a) a substrate;
 - (b) a layer of a first dielectric material positioned on the substrate;
 - 5 (c) a layer of a second dielectric material positioned on the first dielectric layer; wherein the first dielectric material and the second dielectric material have substantially different etch resistance properties;
 - (d) an additional layer of the first dielectric material positioned on the second dielectric material;
 - 10 (e) at least one via extending through the first dielectric material layer and the second dielectric material layer, and at least one trench through the additional layer of the first dielectric material extending to at least one via;
 - (f) a lining of a barrier metal on inside walls and a floor of the trench and on inside walls and a floor of the via;
 - 15 (g) a fill metal filling the trench and via in contact with the lining of the barrier metal.
2. The microelectronic device of claim 1 which comprises a further layer of a first dielectric material on the additional layer of the first dielectric material
 - 20 and the fill metal; a further layer of a second dielectric material on the further inorganic layer; another layer of a first dielectric material on the further layer of the second dielectric material; at least one additional via extending through the further layer of first dielectric material and the further layer of second dielectric material, and at least one additional trench through the another layer of the first
 - 25 dielectric material extending to the at least one additional via; a lining of a barrier metal on inside walls and a floor of the additional trench and on inside walls and a floor the additional via; a fill metal filling the additional trench and additional via in contact with the lining of the barrier metal.

3. The microelectronic device of claim 1 wherein the first dielectric material is inorganic and the second dielectric material is organic.
4. The microelectronic device of claim 1 wherein the fill metal is selected from the group consisting of aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium and mixtures thereof.
5. The microelectronic device of claim 1 wherein dielectric layers comprise a material selected from the group consisting of a silicon containing polymer, an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer, a poly(arylene ether), a fluorinated poly(arylene ether), a nanoporous silica and combinations thereof.
6. The microelectronic device of claim 1 wherein the substrate comprises gallium arsenide, germanium, silicon, silicon germanium, lithium niobate, compositions containing silicon or combinations thereof.
7. The microelectronic device of claim 1 wherein the barrier metal comprises a material selected from the group consisting of titanium, titanium nitride, tantalum and tantalum nitride.
8. A process for producing a microelectronic device which comprises:
- (a) forming a first dielectric layer on a substrate;
 - (b) forming a second dielectric layer on the first dielectric layer;
 - (c) forming an additional first dielectric layer on the second dielectric layer;
 - (d) depositing a layer of a photoresist on the additional first dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
 - (e) sequentially removing the portions of the additional first dielectric layer, the second dielectric layer and the first dielectric layer under the removed portion of

- the photoresist thus forming at least one via through the first dielectric layer; and then removing the balance of the photoresist layer;
- (f) depositing an additional layer of a photoresist on the additional first dielectric layer and imagewise removing a portion of the additional photoresist
- 5 corresponding to at least one trench for the additional first dielectric layer;
- (g) removing the portion of the additional first dielectric layer under the removed portion of the additional photoresist layer thus forming at least one trench through the additional first dielectric layer;
- (h) optionally removing the portion of the second dielectric layer under the
- 10 removed portion of the additional photoresist layer;
- (i) removing the balance of the additional photoresist layer;
- (j) lining a barrier metal on inside walls and a floor of the trench and on inside walls and a floor of the via;
- (k) filling the trench and via with a fill metal in contact with the lining of the
- 15 barrier metal.
9. The process of claim 8 further comprising repeating step (a) through (k) at least once on the additional first dielectric layer and fill metal.
- 20 10. The process of claim 8 wherein the first dielectric material is inorganic and the second dielectric material is organic.
11. The process of claim 8 wherein the fill metal is selected from the group consisting of aluminum, aluminum alloys, copper, copper alloys, tantalum,
- 25 tungsten, titanium and mixtures thereof.
12. The process of claim 8 wherein dielectric layers comprise a material selected from the group consisting of a silicon containing polymer, an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer, a poly(arylene ether), a
- 30 fluorinated poly(arylene ether), a nanoporous silica and combinations thereof.

13. The process of claim 8 wherein the substrate comprises gallium arsenide, germanium, silicon, silicon germanium, lithium niobate, compositions containing silicon or combinations thereof.

5

14. The process of claim 8 wherein the barrier metal comprises a material selected from the group consisting of titanium, titanium nitride, tantalum and tantalum nitride.

- 10 15. A process for producing a microelectronic device which comprises:
- (a) forming a first dielectric layer on a substrate;
 - (b) depositing a layer of a photoresist on the first dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
 - 15 (c) removing the portion of the first dielectric layer under the removed portion of the photoresist thus forming at least one via through the first dielectric layer; and then removing the balance of the photoresist layer;
 - (d) forming a second dielectric layer on the first dielectric layer and in the at least one via;
 - 20 (e) forming an additional first dielectric layer on second dielectric layer;
 - (f) depositing an additional layer of a photoresist on the additional first dielectric layer and imagewise removing a portion of the additional photoresist corresponding to at least one trench for the additional first dielectric layer and the second dielectric layer;
 - 25 (g) sequentially removing the portions of the additional first dielectric layer and the second dielectric layer under the removed portion of the additional photoresist layer thus forming at least one trench through the additional first dielectric layer and the second dielectric;
 - (h) removing the balance of the additional photoresist layer;

(i) lining a barrier metal on inside walls and a floor of the trench and on inside walls and a floor of the via;

(j) filling the trench and via with a fill metal in contact with the lining of the barrier metal.

5

16. The process of claim 15 further comprising repeating step (a) through (j) at least once on the additional first dielectric layer and fill metal.

17. The process of claim 15 wherein the first dielectric material is inorganic and
10 the second dielectric material is organic.

18. The process of claim 15 wherein the fill metal is selected from the group consisting of aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium and mixtures thereof.

15

19. The process of claim 15 wherein dielectric layers comprise a material selected from the group consisting of a silicon containing polymer, an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer, a poly(arylene ether), a fluorinated poly(arylene ether), a nanoporous silica and combinations thereof.

20

20. The process of claim 15 wherein the substrate comprises gallium arsenide, germanium, silicon, silicon germanium, lithium niobate, compositions containing silicon or combinations thereof.

21. The process of claim 15 wherein the barrier metal comprises a material selected from the group consisting of titanium, titanium nitride, tantalum and tantalum nitride.

22. A process for producing a microelectronic device which comprises:

30 (a) forming a first dielectric layer on a substrate;


- (b) forming a second dielectric layer on the first dielectric layer;
- (c) forming an additional first dielectric layer on the second dielectric layer;
- (d) depositing a layer of a photoresist on the additional first dielectric layer and
5 imagewise removing a portion of the photoresist corresponding to at least one
trench for the additional first dielectric layer and the second dielectric layer;
- (e) sequentially removing the portions of the additional first dielectric layer and
the second dielectric layer under the removed portion of the photoresist thus
forming at least one trench through the additional first dielectric layer and the
second dielectric layer; and then removing the balance of the photoresist layer;
- 10 (f) depositing an additional layer of a photoresist on the first dielectric layer and
the additional first dielectric layer and imagewise removing a portion of the
additional photoresist corresponding to at least one via for the first dielectric layer;
- (g) removing the portion of the first dielectric layer under the removed portion of
the additional photoresist layer thus forming at least one via through the first
15 dielectric layer; optionally removing a portion of the additional first dielectric
layer and the second dielectric layer under removed portions of the additional
photoresist layer;
- (h) removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on inside walls and a floor of the trench and on inside
20 walls and a floor of the via;
- (j) filling the trench and via with a fill metal in contact with the lining of the
barrier metal.

23. The process of claim 22 further comprising repeating step (a) through (j) at
25 least once on the additional first dielectric layer and fill metal.

24. The process of claim 22 wherein the first dielectric material is inorganic and
the second dielectric material is organic.

25. The process of claim 22 wherein the fill metal is selected from the group consisting of aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium and mixtures thereof.
- 5 26. The process of claim 22 wherein dielectric layers comprise a material selected from the group consisting of a silicon containing polymer, an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer, a poly(arylene ether), a fluorinated poly(arylene ether), a nanoporous silica and combinations thereof.
- 10 27. The process of claim 22 wherein the substrate comprises gallium arsenide, germanium, silicon, silicon germanium, lithium niobate, compositions containing silicon or combinations thereof.
28. The process of claim 22 wherein the barrier metal comprises a material
15 selected from the group consisting of titanium, titanium nitride, tantalum and tantalum nitride.

Figure 1



INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/24770

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 680 084 A (TEXAS INSTRUMENTS INC) 2 November 1995 (1995-11-02)	1-7
A	abstract figure 7	8-28
X	US 5 920 790 A (STANKUS JOHN J ET AL) 6 July 1999 (1999-07-06)	1-7
A	figure 8 column 3, line 48 -column 5, line 13	8-28
X	EP 0 826 791 A (MATSUSHITA ELECTRIC IND CO LTD) 4 March 1998 (1998-03-04) figure 3 page 6, line 58 -page 7, line 14	1-8
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

14 December 2000

Date of mailing of the international search report

27/12/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Le Meur, M-A

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/24770

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>PATENT ABSTRACTS OF JAPAN vol. 1998, no. 12, 31 October 1998 (1998-10-31) & JP 10 189543 A (SONY CORP), 21 July 1998 (1998-07-21) abstract</p> <p>-----</p>	<p>1-3,8, 10,15, 17,22,24</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/24770

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0680084 A	02-11-1995	US 5565384 A JP 8051154 A	15-10-1996 20-02-1996
US 5920790 A	06-07-1999	JP 11154705 A	08-06-1999
EP 0826791 A	04-03-1998	EP 1050599 A JP 10284486 A US 5989998 A	08-11-2000 23-10-1998 23-11-1999
JP 10189543 A	21-07-1998	NONE	